			Day 1 19 Nov 2023 Sunday	
Start	End	Duration	Session 1 (5th Floor) [PRIME Asia]	Session 2 (5th Floor) [PRIME Asia]
8:30	9:00	0:30	Welcome/Registration (Groun	nd Floor)
9:00	9:30	0:30	Opening Session	
9:30	11:00	1:30	T1: Why Standards Matter: Impact and Importance of IEEE Standards Srikanth Chandrasekaran, Sr. Director, IEEE	T2: Machine Learning in EDA Tool Development: An FPGA Based Study Dinesh Bhatia, University of Texas at Dallas, USA
11:00	11:30	0:30	Tea / Coffee Break	
11:30	13:00	1:30	T3: Design-For-Manufacturability for Nano-Scale CMOS Technology Yongfu Li, Shanghai Jiao Tong University	T4: Selecting the Right Topology of Voltage Regulators for Your System Qadeer Khan, IIT Madras
13:00	14:00	1:00	Lunch Break	
14:00	15:30	1:30	T5: Multi-channel Delta-Sigma Analog-to-Digital Converters Without Reset AshwinKumar Ramakrishnan Sivakumar, IIT Kanpur and Nagendra Krishnapura, IIT Madras	T6: A Reliable and Robust Framework for Accurate Timing Sign-Off with Reduced Design Margin of Digital Integrated Circuits Anand Bulusu, IIT Roorkee
15:30	16:00	0:30	Tea / Coffee Break	
16:00	17:30	1:30	Industry Tutorial 1: Building Energy Efficient Wireless Semiconductors and Systems Joseph Kolapudi, Silicon Labs	Industry Tutorial 2: Design, Test and Calibration of High-accuracy CMOS Temperature Sensors Sudhakar Singamala and Rajashekar Benjaram, ams OSRAM
17:30	18:00	0:30	Tutorials Closing Ceremo	ny

					•	
Start	End	Duration	Session 1 (5th Floor)	Session 2 (5th Floor)	Session 3 (6th Floor)	Location
			Day 2	20 Nov 2023 Monday		
8:30	9:00	0:30		Welcome/Registration		Ground Floor
9:00	10:00	1:00		Inauguration Ceremony nguished Professor, IIT Kanpur (Former Defence S pertz Senior Vice-President and General Manag	The state of the s	
10:00	10:30	0:30		ty Woes That Threaten Digital India and Propose nguished Professor, IIT Kanpur (Former Defence S		5th Floor
10:30	11:00	0:30	•	te Talk: Optical Sensors Seeing the Unseen and E pertz Senior Vice-President and General Manag		
11:00	11:30	0:30		Inauguration of Exhibition, Tea / Coffee Break		Ground Floor
11:30	12:30	1:00	Raj Manish H Jatindo	on: Accelerating Innovation in Indian Semiconducesh Gupta Country Head, Sr. Director, ams OSR Sarat Vetcha Director EP SW R&D, NXP Doda Head Technology Development Division, Ser Singh Senior Business Development Manage ames Professor, Digital University Kerala (Mod	tAM SCL Mohali r, IMEC	Sth Floor
12:30	13:00	0:30	PA	Celebration: 75 Years of CASS Amara Amara CASS Past President Yoshifumi Nishio Tokushima University, Japan UZaman Rokhani Education Committee Chair Govindcharulu Director, Manjeera Digital Syst t Yadav R & D SoC Technical Program Manager	r, IEEE ems	
13:00	13:50	0:50		Lunch Break		Ground Floor
			Technical Papers Session: 1A Analog and Mixed Signal Design Session Chair: Anand Bulusu IIT Roorkee Invited Talk: Performance and Reliability Analysis of a Stacked Nanosheet/Forksheet for Device Circuit Co-design Sudeb Dasgupta Professor, IIT Roorkee	Technical Papers Session: 1B Neuromorphic Circuits Session Chair: Dinesh Bhatia UT Dallas 62: Energy Efficient DSHE based Analogue Multiply Accumulate Computing Crossbar Architecture [Sandeep Soni (Indian Institute of Technology Roorkee); Gaurav Verma (Indian Institute of Technology Roorkee); Alok Kumar Shukla (Indian Institute of Technology Roorkee); Brajesh Kumar Kaushik (Indian Institute of Technology Roorkee)]	Technical Papers Session: 1C Digital Circuit Design & System Architecture Session Chair: Rajesh Zele IIT Bombay 58: FPGA Implementation of Inversion in Galois Field Over GF(2^m) with FLT and ITA using Quad Blocks [Vemanaboina Vamsi (IIT-BHU); Kishor Prabhakar Sarawadekar (IIT-BHU)]	
			95: A Double Cross-Coupled Delay Cell for High- Frequency Differential Ring VCOs [Mayank Kumar Singh (Indian Institute Of Technology Ropar); Manish Kumar Gautam (Indian Institute of Technology Ropar); Puneet Singh (Indian Institute of Technology Ropar); Raja Sekhar Nagulapalli (Oxford Brookes University Wheatley Campus Oxford, United Kingdom); Devarshi Mrinal Das (Indian Institute of Technology Ropar); Mahendra Sakare (Indian Institute of Technology Ropar)]	90: Energy Efficient Memristor-based Subtractors and Comparator for In-Memory Computing in MAGIC [Nandit Kaushik (Indian Institute of Technology, Mandi); Srinivasu Bodapati]	71: An FPGA based Accelerator of the Bi- directional Wavefront Algorithm for Pairwise Sequence Alignment [Ajay S (Indian Institute of Science); Praveen V S (Indian Institute of Science); Kuruvilla Varghese (Indian Institute of Science)]	

13:50	15:30	1:40	130: A 17 GHz Output PLL-Based Frequency Doubler with -60dBc Fundamental Spur Soumith Kusumanchi (IIT Madras, Texas Instruments India); Srinivas Theertham (Texas Instruments India); Arpan Thakkar (Texas Instruments India); Nagendra Krishnapura (IIT Madras)	195: 3.6- pJ /spike, 30-Hz Silicon Neuron Circuit in 0.5-V, 65 nm CMOS for Spiking Neural Networks [Srikanth Vuppunuthala (Indian Institute of Technology Bhubaneswar); Vijay Shankar Pasupureddi (Indian Institute of Technology Bhubaneswar)]	88: Ternary Systolic Array Architecture for Matrix Multiplication in CNFET-Memristor Technology [Srinivasu bodapati; Shivani Thakur (IIT Mandi)]	Session 1 & 2: 5th Floor Session 3: 6th Floor
			Sumit Kumar (IIT Madras); Nagendra Krishnapura (IIT Madras)	258: A Bio-Inspired CMOS Circuit for the Excitation and Inhibition of Neuronal Oscillators (BharathKumarSingh Muralidhar (Christian-Albrechts-UniversitätzuKiel); Bakr Al Beattie (Ruhr-University Bochum); Max Uhlmann (IHP-Leibniz-Institut fur innovative Mikroelektronik); Karlheinz Ochs (Ruhr-University Bochum); Gerhard Kahmen (IHP - Leibniz-Institut fur innovative Mikroelektronik); Robert Rieger (University of Kiel)]	120: A 1-kb Sub-1 fl/b per Access CAM Design Using 40-nm CMOS Process [Ralph Gerard B. Sangalang (National Sun Yat- Sen University); Wei-Zhen Chen (National Sun Yat-Sen University); Chua-Chin Wang (National Sun Yat-Sen University)]	
			194: A 1-6 GHz, Sub-mW Self-Aligned Quadrature Phase Clock Generator in 1.2 V, 65 nm CMOS Raviteja Kammari (Indian Institute of Technology Bhubaneswar); Sarvesh Rajesh Tuckely (Indian Institute of Technology Bhubaneswar); Vijay Shankar Pasupureddi (Indian Institute of Technology Bhubaneswar)	64: Investigation of Voltage Fault Injection Attacks on NN Inference Utilizing NVM based Weight Storage [Supriya Chakraborty (Indian Institute of Technology Delhi); Tamoghno Das (Indian Institute of Technology Delhi); Manan Suri (IIT- Delhi)]	159: True Random Number Generator implemented in ReRAM Crossbar based on static stochasticity of ReRAMs. [Tanay Patni (Department of Electrical and Electronics Engineering BITS Pilani K. K. Birla Goa Campus); Abhijit Pethe (BITS Pilani)]	
15:30	16:00	0:30	-	Tea / Coffee Break		Ground Floor
16:00	16:30	0:30		ng Approach to Low Latency, High Efficiency Acc Pamarti Professor, University of California, Los		
16:30	17:00	0:30	Keynote Talk: On-chip	Spectral Imaging: Enabling Novel Applications Wouter Charle Program Manager, IMEC	for a Brighter Future	5th Floor

Start	End	Duration	Session 1	Session 2	Session 3	
			Day 3	21 Nov 2023 Tuesday		
8:30	9:00	0:30		Welcome/Registration		Ground Floor
9:00 9:30		0:30	Shanthi I	me Pipelined Converters- Where Filtering Meets Pavan NT Alexander Institute Chair Professor, II Circuits and Systems: How Smart is Smart and Ho uty Directory, Technology - Compute and Artificia	IT Madras w Safe is Safe?	5th Floor
10:00	10:30	0:30		Tea / Coffee Break and Poster Session 1*		Ground Floor
				Technical Papers Session: 2B (PRIME Asia) Late Breaking Category Session Chair: Kala S IIT Kottayam 5: An Innovative Write Circuitry for Enhancing a 3mm L1 Cache Performance Across Wide DVFS Range [Sandipan Sinha (Mediatek Bangalore Pvt. Ltd.); Manish Trivedi (Mediatek Bangalore Pvt. Ltd.); Jaswinder Singh Sidhu (Mediatek Bangalore Pvt. Ltd.); Sriharsha Enjapuri (Mediatek Bangalore Pvt. Ltd.); Deepesh Gujjar (Mediatek Bangalore Pvt. Ltd.); Ramesh Halli (Mediatek Bangalore Pvt. Ltd.); Girishankar Gurumurthy (Mediatek Bangalore Pvt. Ltd.)]	30: FPGA-targeted optimization approaches for	
10:30	11:30	1:00	Industry Forum (PRIME Asia) Session Chair: Preet Yadav NXP Research Driven Cybersecurity: DSCI's Perspective Teja Chintalapati Senior Program Manager, DSCI	16: A correlation based adaptation (CBA) for Efficient Implementation of Golomb-Rice Encoding [Vijay Joshi (Indian Institute of Space Science and Technology); Soham Maiti (Indian Institute of Space Science and Technology); Savio Sebastian (Indian Institute of Space Science and Technology); Dr. J Sheeba Rani (Indian Institute of Space Science and Technology); Dipika Simeria (Indian Institute of Space Science and Technology)]	33: A 4-kHz per °C High Linearity On-chip Temperature Sensor Implemented Using 40-nm CMOS Process [Ralph Gerard Bolina Sangalang (Batangas State University and National Sun Yat- Sen University); Chi-Lin Lee (National Sun Yat- Sen University); You-Wei Shen (National Sun Yat- Sen University); Celso Bastion Co (Batangas State University); Chua-Chin Wang (National Sun Yat-Sen University)]	Session 1 & 2: 5th Floor Session 3: 6th Floor

			Wireless Technologies and the Growth of Digitalization Venkatesh Narasimhan Silicon Labs	CMOS Voltage Reference for Energy Autonomous IoT Devices (Raghav Bansal (Indian Institute of Technology Delhi); Sweta Tripathi (Indian Institute of Technology Delhi); Shouri Chatterjee (Indian Institute of Technology Delhi)] 26: Digital Background Calibration Technique to Mitigate Vertical FPN in CMOS Image Sensors [Bibhudutta Satapathy (Indian institute of technology, jodhpur); Pratham chaurasia (Indian institute of technology , jodhpur); Amandeep Kaur (Indian Institute of Technology Jodhpur)] 40: Enhancing Linearity and Efficiency in Multi- Bit MAC Computation for Convolution in DNNs Using SRAM Array [VINOD PATHLOTH (Deputy Manager, Tube Investments of India); Kavitha Soundra pandiyan (Research scholar); Bhupendra Singh Reniwal (Indian Institute of Technology Jodhpur)]	Sophia C. Ralota (University of the Philippines Diliman); Arcel Leynes (University of the Philippines Diliman); Maria Theresa G. de Leon (University of the Philippines Diliman)]	
				Technical Papers Session: 4B IoT, Intelligent Circuits and Systems Session Chair: Harini Kandadai ams OSRAM 175: TinyRadar for Gesture Recognition: A Low- power System for Edge Computing [Dileep Kankipati (IISc, Bangalore); Madhu Munasala (IISc, Bangalore); Nikitha Sai Dasari (IISc, Bangalore); Satyapreet Yadav (Indian Institute of Science); Sandeep Rao (Texas Instruments, Bangalore); Chetan Singh Thakur (IISc, Bangalore)] 219: Novel Label Flipping Dataset Poisoning Attack Against ML-based HT Detection Systems	Technical Papers Session: 4C Digital Circuit Design & System Architecture Session Chair: Qadeer Khan IIT Madras Invited Talk: Towards AGI Chips - Why, What and How Alex James Professor, Digital University Kerala 246: Power-Efficient Approximate Multipliers Leveraging Hybrid CMOS-Memristor Paradigm	
				[Richa Sharma (Ph.D scholar, ABV-IIITM, Gwalior); G.K. Sharma (ABV-IIITM, Gwalior); G.K. Sharma (ABV-IIITM, Gwalior, India); Manisha Pattanaik (ABV-IIITM, Gwalior, India)] 227: LOKI: A Secure FPGA Prototyping of IoT IP with Lightweight Logic Locking	[Monika Pokharia (Indian Institute of Technology, Gandhinagar); Ravi Sadanand Hegde (Indian Institute of Technology, Gandhinagar); Joycee M. Mekie (Indian Institute of Technology Gandhinagar)]	
11:30	13:10	1:40	Industry Forum (PRIME Asia) Session Chair: A G. Krishna Kanth amsOSRAM CXL Memory Use Case for Data Center SSD Application Rajesh Maruti Bhagwat Sr. Technical Manager, Micron	[Jugal Gandhi (ACSIR at CSIR-CEERI); Diksha Shekhawat (ACSIR at CSIR-CEERI); M. Santosh (CSIR-CEERI); Jai Gopal Pandey (CSIR-CEERI)]	Line Time-to-Digital Converter for Low voltage Application [Ravi Singh (IIT Roorkee); Lomash Chandra Acharya (IIT Roorkee); Mahipal Dargupally (IIT Roorkee); Neha Gupta (IIT Roorkee); Neeraj Mishra (IIT ROORKEE); Lalit Dani (GlobalFoundries); Nilotpal Sarma (IIT Roorkee); Devesh Dwivedi (GlobalFoundries); Sudeb Dasgupta (Professor, IIT Roorkee); Anand Bulusu (Indian Institute of Technology Roorkee)]	Session 1 & 2: 5th Floor Session 3: 6th Floor
			ASIC Advanced Packaging and Test Peter Dirks Asic Project Manager, IMEC Differentiation with RISC-V processors in Edge- Computing Sourav Roy, Fellow, NXP	231: Power Efficient Hardware Fingerprint: Exploiting Process-Variations in A Quasi-Planar 14nm FinFET [Jyoti Patel (Indian Institute of Technology Roorkee); Govind Sharma (NIT, Uttarakhand); Chitraja Rajan (Shree Ramdeobaba College of Engineering and Management, Nagpur, Maharashtra); Vivek Kumar (NIT Uttarakhand & IIT Roorkee); Sudeb Dasgupta (Professor, IIT Roorkee)]	262: An Efficient Standard Cell Design Methodology by Exploiting Body Biasing and Poly Biasing in FDSOI for NTV Regime [Mahipal Dargupally (IIT Roorkee); Lomash Chandra Acharya (Indian Institute of technology,roorkee); Khoirom Johnson Singh (Indian Institute of Technology Roorkee); Neha Gupta (Indian Institute of Technology Roorkee); Arvind Sharma (IMEC); Sudeb Dasgupta (Professor, IIT Roorkee); Anand Bulusu (Indian Institute of Technology Roorkee)]	

				93: Passive RF Resonant Receiver with Voltage Gain for Wireless Power Transfer System [Vikas Kumar (IIT Delhi); Santosh Parajuli (CARE, IIT Delhi); Shivansh Awasthi (CARE, Indian Institute of Technology Delhi); Gayatri Ranade (Department of Biological and Chemical Engineering, University at Buffalo NewYork, USA); Kartik Tyagi (Centre for Applied Research in Electronics (CARE, IIT Delhi); Saheli Roy Chowdhury (CARE, IIT Delhi); Rahul Jaiswal (CARE, IIT Delhi); Thomas George Thundat (Department of Biological and Chemical Engineering, University at Buffalo NewYork, USA); Ankur Gupta (Centre for Applied Research in Electronics (CARE), IIT Delhi)]	274: Reinforcement learning based Prefetch-Control Mechanism [Soma Ghosh (Malaviya National Institute of Technology)]	
13:1	0 14:00	0:50	WiCAS : Networking, I	Design Contest Demonstration (Ground Floor) & I		5th Floor
				Technical Papers Session: 38 Circuits & Systems for DSP, Al & Deep Learning Session Chair: Nagendra Krishnapura IIT Madras 42: Digital to Pulse Converter for Analog in Memory Compute Applications [Sanmitra Naik (Globalfoundries Engineering Pvt. Ltd.); Asif Iqbal (GlobalFoundries Engineering Private Limited)]	Technical Papers Session: 3C Digital Circuit Design & System Architecture Session Chair: Santhosh Sivasubramani IEEE 178: CAWPR: Contention Aware Write Preemptive Management Policy for Hybrid Last Level Caches [Swatilekha Majumdar (Indian Institute of Technology Delhi)]	
			Women in Circuits and Systems (WiCAS) Forum Session Chair: Harini Kandadai ams OSRAM	73: SPARCI: Sparse Acceleration of RISC-V-based Convolutional Neural Networks for Inference using Winograd Transformation [Shabirahmed Jigalur (NATIONAL YANG MING CHIAO TUNG UNIVERSITY); Chang-Ling Tsai (NATIONAL YANG MING CHIAO TUNG UNIVERSITY); Yu-Chi Shih (NATIONAL YANG MING CHIAO TUNG UNIVERSITY); Yen-Cheng Kuan (NATIONAL YANG MING CHIAO TUNG UNIVERSITY)]	Boost PPA in Highly Utilized Designs [Pallapu Lakshmi Sarvaani (IIT Tirupati); A Subba Ramkumar reddy (Intel India Pvt Ltd); Vikram Kumar Pudi (IIT Tirupati)]	
14:0	0 15:40	1:40	Sumedha Limaye Vice President of Engineering, Intel Usha Gogineni Director, ams OSRAM Vijayalatha IEEE Yarlagadda Padma Sai IEEE	76: Bit-Flip Attack Detection for Secure Sparse Matrix Computations on FPGA [Noble G (Indian Institute of Information Technology Kottayam, Kerala, India); Nalesh S (Cochin University of Science and Technology, Kochi, India); Kala S (Indian Institute of Information Technology Kottayam)]	209: All Digital Minimum Energy Point Detection for Ultra Low Power CMOS Circuits [Purvi Patel (DAIICT); Biswajit Mishra (DAIICT Gandhinagar)]	Session 1 & 2: 5th Floor Session 3: 6th Floor
				101: Multi Bit Compute in memory architecture using a C-2C ladder network [Jaya Kumar Abotula (Indian Institute of Technology Roorkee); Dinesh Kushwaha (Indian Institute of Technology Roorkee); Rajat Kohli (NXP Semiconductors); Jwalant Mishra (NXP Semiconductors); Sudeb Dasgupta (Indian Institute of Technology Roorkee); Anand Bulusu (Indian Institute of Technology Roorkee)]	215: Efficient Hardware Design of Parameterized Posit Multiplier and Posit Adder [Sadhu Sai Ram (Indian Institute of Science); Kuruvilla Varghese (Indian Institute of Science)]	
				157: A Low-Power Charge-Domain Bit-Scalable Readout System for Fully-Parallel Computing-in- Memory Accelerators [Jun Liu (Xidian University); Fuyi Li (Xidian University); Rui Xiao (Zhejiang University); Kejie Huang (Zhejiang University); Yongfu Li (Shanghai Jiao Tong University); Hao Yu (Southern University of Science and Technology); Wei Mao (Xidian University)]	225: Design and Characterization of Quantum Cellular Automata (QCA) based Optimized Circuits for Emerging Technologies [Sourav Karmakar (IIIT Hyderabad); Anshu Sarje (IIIT Hyderabad); Aftab Hussain (IIIT Hyderabad)]	
15:4	0 16:10	0:30		: Networking & Tea / Coffee Break and Poster Se		Ground Floor
16:1	0 17:10	1:00	Su	: Diversity and Inclusion in Circuits & Systems for Usha Gogineni Director, ams OSRAM medha Limaye Vice President of Engineering, Ir Y. Vijayalatha IEEE Yarlagadda Padma Sai IEEE v R & D SoC Technical Program Manager, NXP (atel	5th Floor
17:1	0 17:30	0:20		Networking Break		Ground Floor
17:3	0 19:30	2:00	Chief County I'm	Awards Ceremony & Cultural Evening	NVD Comissandusts	7th Floor
19:3	0 21:00	1:30	Chief Guest: Altesn	Garg Vice President & India Country Manager, Gala Dinner	TAN SEMICONDUCCOI	5th Floor

Start	End	Duration	Session 1	Session 2	Session 3	
9:00	9:30	0:30	Day 4	22 Nov 2023 Wednesday Welcome/Registration		
9:00		0:30		Keynote Talk		
	10:00	1:00	Panel Discussion: Indu S S. PA	u Kandadai Founder and CEO, Manjeera Digital ustry-Academia Collaboration for the Future Sem ianjay Churiwala Corporate Vice President, AM Ramachandran Vice-Chancellor, Anurag Univer Govindcharulu Director, Manjeera Digital Syste Srinivas Rao Mahankali CEO, T-Hub	iconductor Challenges D sity ems	5th Floor
11.00	11:40	0:40		Crishna Kanth Director, ams OSRAM (Moderato oung Professionals: Tea / Coffee Break and Posto		Ground Floor
11:00	11:40	0:40	IEEE CASS YO	Technical Papers Session: 5B	Technical Papers Session: 5C	Ground Floor
11:40	13:20	1:40	IEEE CASS Young Professional: Talk on CAS Education Initiatives Session Chair: Chakradhar Adupa SR University Ahmad Salahuddin Bin Mohd Harithuddin Universiti Putra Malaysia Preet Yadav R & D SoC Technical Program Manager, NXP Alex James Professor, Digital University Kerala PA Govindacharulu Director, Manjeera Digital Systems Vibhu IEEE YP, IIT Roorkee Narendra Dhakad IEEE YP, IIT Indore	Sensory & Biomedical Circuits and Systems Session Chair: Shiv Govind Singh IIT Hyderabad 99: Comparative Analysis of SPAD Equivalent Models for Low-Light Imaging [Harshith Nimmagadda (IIIT Hyderabad); Anshu Sarje (IIIT Hyderabad)] 149: A High-impedance 3-MOSFET Pseudoresistor for Biomedical Amplifiers [Feng Yan (Sun Yat-Sen University); Kangkang Sun (Sun Yat- Sen University); Zhipeng Li (Sun Yat-Sen University); Jian Guan (Sun Yat-Sen University); Bingjun xiong (Sun Yat-Sen University); Bingjun xiong (Sun Yat-Sen University); It (Sun Yat-Sen University)] 100: Implementation and Comparative Analysis of flexible Micro-Heater Circuits for Lab-on-a- chip Applications [Vikranth Varma Kosuri (IIIT Hyderabad); Anjali Singh (IIIT Hyderabad); Anshu Sarje (IIIT Hyderabad)] 163: Deep Learning Based Portable Respiratory Sound Classification System [Adithya Sunil Edakkadan (International Institute of Information Technology, Hyderabad); Abhishek Srivastava (IIIT Hyderabad)] 165: Smartphone-based Portable Blood Parameter Sensing using Machine Learning [Sangeeta Palekar (Research Scholar); Jayu Kalambe (Associate Professor, Biomedical Engineering)]	[Endersh Soni (Indian Institute of Technology , Roorkee); Saravana Manivannan (Indian Institute of Technology Roorkee)] 166: A Low-Loss, Compact Wideband True-Time- Delay Line for Sub-6GHz Applications using N- Path Filters [MOHMAD AASIF BHAT (IIT Kanpur); IMON MONDAL (IIT Kanpur)] 256: Modified Gm-Free Assisted Opamp Technique in Continuous Time Delta Sigma Modulators	Session 1 & 2: 5th Floor Session 3: 6th Floor
13:20	14:20	1:00	IEEE CASS Young Professionals: N	etworking, Design Contest Demonstration (Groui	University)]	5th Floor
				Technical Papers Session: 6B Sensory & Biomedical Circuits and Systems Session Chair: J.V.R Ravindra Vardhaman college, India 226: Low Precision Floating Point Spectral Feature Extraction Engine for Closed-loop Neuromodulation [Poulami Mandal (IIT Bombay); Sagar Mahajan (IIT Bombay); Laxmeesha Somappa (IIT Bombay)] 229: Noise Efficient Three Channel Amplifier for MEMS Cantilever Readout [Sebastian Simmich (University of Kiel); Patrick Wiegand (University of Kiel); Robert Rieger (University of Kiel)]	Technical Papers Session: 6C ADCs and References Session Chair: Shanthi Pavan IIT Madras 121: A 2.6-GHz I/O Buffer for DDR4 & DDR5 SDRAMs in 16-nm FinFET CMOS Process [Jhih-Ying Ke (National Sun Yat-Sen University); Lean Karlo Santos Tolentino (National Sun Yat-Sen University); Cheng-Yao Lo (National Sun Yat-Sen University); Tzung-Je Lee (National Sun Yat-Sen University); Chua-Chin Wang (National Sun Yat-Sen University); Chua-Chin Wang (National Sun Yat-Sen University); Chua-Chin Wang (National Sun Yat-Sen University)] 4: A 3.38-ppm/°C Voltage Reference for Harsh Environment Applications Empowered by the In-Loop Resistance Trimming Technique [Haonan Fan (Southeast University); Yongjia Li (Southeast University); Wiaozhi Kang (Fusion Semi Ltd., Shanghai); Minggang Chen (Southeast University); Weifeng Sun (Southeast University)]	

Commander to Section				Startup Forum (PRIME Asia) Session Chair: Rajesh Kumar Adla T-Hub	244: Sensor Node with Position Validation	158: High-Precision Open-Loop Time Amplifier	
Received Property Controlled Property Co	14:20	16:00	1:40	Rijin John CEO, Maker Village Srinivas Rao Mahankali CEO, T-Hub Sunil Maddikatla Founder & CEO, Blue Semi Venkata Simhadri CEO, ASIP Tech	[Kamran Naderi Beni (University of Kiel); Matthias Christoph Eger (University of Kiel); Nils G. Margraf (University Hospital Schleswig-	[Yusuke Toyoshima (KagoshimaUniversity); Ryosuke Kamiya (Kagoshima University); Kenichi	Session 1 & 2: 5th Floor Session 3: 6th Floor
Based All Digital Recorator Frequency (Pushker Sattle (Indian Institute of Technology, Many): Inom Mondal (Indian Institute of Technology, Bornbay); Laurseels Samappa (IT Montholy); Impress Satisform (Indian Institute of Technology, Raput); Impress Maria (Indian Institute of Technology, Raput); Indian Institute of Technology, Raput); India					Floating Point for Rapid High Precision MEMS Readouts [Hitesh Kumar Sahu (IIT Bombay); Emon Sarkar (IIT Bombay); Laxmeesha Somappa (IIT	Integrated Voltage Reference in 22 nm FDSOI Technology [Alfonso Cabrera-Galicia (Forschungszentrum Jülich / ZEA2); Arun Ashok (ForschungszentrumJülich/ZEA2); Patrick Vliex (ForschungszentrumJülich/ZEA2); Andre Kruth (ForschungszentrumJülich/ZEA2); André Zambanini (ForschungszentrumJülich/ZEA2); Stefan van Waasen	
Technical Papers Session: 78 Analog and Power Management Session Chair: Adhudeb Dutta III Hyderabad 78: A Novel Low-Power Shift-Register Controller for Digital Low-Dropout Regulations (Rartikay Triposin (Indian Institute of Technology Roorkee), Madhav Pathak (IOWA State University's Sapiere Mahask (IOWA State University's					Based All Digital Resonator Frequency Estimation [Pushkar Sathe (Indian Institute of Technology Bombay); Ajay Verma (Indian Institute of Technology Bombay); Laxmeesha Somappa (IIT	Technique Under Widely Varying Ambient Conditions [Mayank Anupam (Indian Institute of Technology, Kanpur); Imon Mondal (Indian Institute of Technology, Kanpur)] 197: A novel architecture with nullified parasitic capacitance for accurate FuSa detection [Anup Deka (Intel); Biswarup Rana (Intel);	
Technical Papers Session: 7A Analog and Power Management Session Chair: Athudeb Dutal; IIT Hydrapland TR. A Novel Low-Power Shift-Register Controller for Digital Low-Dropout Regulators. Roarkey; Madhaw Pathak (DWA State) University; Saniere Manha (IIT Roarkey) Anand Bulusu (IIT Roarkey) Analog Bulgeach Applications Centre) Anand Bulusu (IIT Roarkey) Analog Bulgeach Applications Centre) Anand Bulusu (IIT Roarkey) Anand Bulu	15.00	16:20	0.20		Too / Coffee Breek and Decker Cossion 4*		Current Flores
Session Chair: Ashudeb Dutta IIT Hyderabad 78: A Novel Low-Power Shift-Register Controller for Digital Low-Dropout Regulators 80: Efficient Dilution of a fluid from its Related 78: A Novel Low-Power Shift-Register Controller for Display (Display State 80: Statistical (Display (Display St	16:00	16:30	0:30		Technical Papers Session: 7B		Ground Floor
Technology Delhi)] 191: Large Network of Wide-Range Analog Voltage Observers for Debug & Testability [Tapas Nandy (Intel Corporation); Ashish Joshi (Intel Corporation); Sanjoy Kumar Dey (Intel Corporation); Mangio Kumar Dey (Intel Corporation); Voltage Observers for Debug & Testability (Itong Shao (Shanghai Jiao Tong University); Chao Wang (Shanghai Jiao Tong University); Wangzilu Lu (Shanghai Jiao Tong University); Unongfan Li (Shanghai Jiao Tong University); Unongfan Li (Shanghai Jiao Tong University); Wangzilu Lu (Shanghai Jiao Tong University); Wangz				78: A Novel Low-Power Shift-Register Controller for Digital Low-Dropout Regulators [Kartikay Tripathi (Indian Institute of Technology Roorkee); Madhav Pathak (IOWA State University); Sanjeev Manhas (IIT Roorkee); Anand Bulusu (IIT Roorkee)] 148: A 95-nA quiescent-current fast-transient output-capacitor-less LDO with enhanced load regulation for IoT applications. [Raghav Bansal (Indian Institute of Technology	Session Chair: JVR Ravindra Vardhaman College 265: Efficient Dilution of a Fluid from its Related Arbitrary Stock Solutions using MEDA Biochips [Surya Naga Aditya V. Dupukuntla (IIT Roorkee, India); Koushik Sai Nimmaturi (IIT Roorkee, India); Tamal Mandal (IIT Roorkee, India); Sathwik Abramoni (IIT Roorkee, India); Sudip Roy (IIT Roorkee)] 266: An 8-Channel TDM Spectral Feature Extraction for Neuromodulation SoC [K Akhilesh Rao (Indian Institute of Technology	Session Chair: PA Govindacharulu Manjeera Digital Systems 202: Sub-nanosecond Delay High Voltage Level Shifter in 0.18µm HV-CMOS Technology for Cryo-Cooler Electronics [Nishant Kumar (SpaceApplicationsCentre); Hari Shanker Gupta (Space Applications Centre); Nihar Mohapatra (Associate Professor); Nilesh M. Desai (Space Applications Centre)] 214: Exploiting Node Level Algorithm Diversity for Distributed Compressed Sensing [Ketan Bapat (IIT Kharagpur); Mrityunjoy	
[Wangchen Fan (Southeast University, Nanjing, China); Zhongyuan Fang (Southeast University); Yongjia Li (Southeast University, Nanjing, China); Minggang Chen (Southeast University); Weifeng Sun (Southeast University, Nanjing, China)]	16:30	17:50	1:20		Voltage Observers for Debug & Testability [Tapas Nandy (Intel Corporation); Ashish Joshi (Intel Corporation); Sanjoy Kumar Dey (Intel	Translator for Accelerated Mixed-Signal Simulation [Yicong Shao (Shanghai Jiao Tong University); Chao Wang (Shanghai Jiao Tong University); Wangzilu Lu (Shanghai Jiao Tong University); Zhiwen Gu (Shanghai Jiao Tong University); Jongfan Li (Shanghai Jiao Tong University); Jiajie Huang (Shanghai Jiao Tong University); Wahang Zhang (Shanghai Jiao Tong University); Wei Mao (Hangzhou Institute of Technology, Xidian University, Hangzhou, China); Yongfu Li (Shanghai Jiao Tong University)]	Session 1 & 2: 5th Floor Session 3: 6th Floor
17:50 18:20 0:30 Networking Break & Conference Closing Ceremony 5th Floor						[Wangchen Fan (Southeast University, Nanjing, China); Zhongyuan Fang (Southeast University); Yongjia Li (Southeast University, Nanjing, China); Minggang Chen (Southeast University); Weifeng	

Poster Session 1
61 : Modelling the Effect of Output-Dependent Integrator Gain on the Unadjusted Error of Inverter based 1st Order ΣΔ ADC Ashish Joshi, Tapas Nandy, Aashish T R, Mayank Devam and Sanjoy Kumar Dey
70 : A 0.6V 10-bit 20kHz Capacitor Splitting Bypass Window SAR ADC for Biomedical Applications Kangkang Sun, Feng Yan, Huan Wu and Jingjing Liu
254 : Design of a Wideband 8-20 GHz Receiver Front-End with Reduced Local Oscillator Phase-Error in 4-Path Mixer Arpit Sahni and Abhishek Srivastava
257 : Mismatch Tolerant Negative Conductance Load Tuning for High Gain OTAs Mayur Marinaik and Naveen Kadayinti
273 : A Current-mode Bandgap Reference with wideband PSRR better than 70dB from -40ºC to 75ºC Tarun Varma Sagiraju and Krishna Kanth Avalur
174: Surrogate-Assisted Metaheuristic Approach for Fast Variability Analysis Joel Thomas and Jai Narayan Tripathi
113: 2-Level Miller Detection-based High Side Gate Driver Design for Power MOSFETs Oliver Lexter July A. Jose, Jui-Min Kuo, Venkata Naveen Kolakaluri, Ming-Chin Mitch Chou and Chua-Chin Wang
Poster Session 2
19: Multiplexer & Memory Efficient Bit-Reversal Algorithms
Basamgari Bhanu Prakash Reddy, Nitish Kumar, Kavindra Kandpal and Manish Goswami
46: A1RL: Approximate 1-row-LUT-based Low-power signed Multipliers for DSP and Machine learning applications on FPGAs Zainab Aizaz, Kavita Khare and Aizaz Tirmizi
55: Double Gate JLT Based New TIGFET for Dynamic C2MOS Application Tika Pokhrel and Alak Majumder
203: A MATE-GDBF Algorithm for Irregular Punctured LDPC Codes and Its Decoder Implementation Xiao-Juan Huang, Li-Wei Liu, Yen-Chin Liao, Hsie-Chia Chang and Sau-Gee Chen
224 : Analyzing Area and Latency Overhead in C and RTL Locked Designs Divyanshu Nauni, Chandan Karfa and Praveen Karmakar
264 : On a Piecewise Linear Function Approximation for Quantum Computation Hideaki Okazaki
223: Real-Time Zero-Phase Digital Filter Using Recurrent Nueral Network Tantep Sinjanakhom and Sorawat Chivapreecha
Poster Session 3
10: Architectural Exploration of Heterogeneous FPGAs for Performance Enhancement of ML Benchmarks Anubhav Mishra, Nanditha Rao, Ganesh Gore and Xifan Tang
94: Programmable Binary Weighted Time-Domain Vector Matrix Multiplier for In-Memory Computing Bipul Boro, Ashvinikumar Dongre, Rushik Parmar and Gaurav Trivedi
176: On edge FPN reduction in CMOS Image Sensor using CNN with Attention Mechanism Sandeep Kodam, Wilfred Kisku, Amandeep Kaur and Deepak Mishra
186: High Throughput Hardware Acceleration for Image Generation using HLS BhanuPrasad A and Kuruvilla Varghese
187: An Intelligent CMOS Image Sensor System Using Edge Information for Image Classification Wilfred Kisku, Prateek Khandelwal, Amandeep Kaur and Deepak Mishra
208 : NDIE: A Near DRAM Inference Engine Exploiting DIMM's Parallelism Palash Das and Hemangee Kapoor
Poster Session 4
LB_3: An Energy Efficient C-2C Charge-Sharing Based Analog Compute-In-Memory Architecture

LB_3: An Energy Efficient C-2C Charge-Sharing Based Analog Compute-In-Memory Architecture
Dinesh Kushwaha, Rajat Kohli, Jwalant Mishra, Jainendra Singh, Rajiv Joshi, Sudeb Dasgupta and Anand Bulusu

LB_18: Exploring Early Timing Insights: The Impact of Parasitic Methodology Subba Ramkumar Reddy Annapalli, Lakshmi Sarvaani Pallapu, Kritika Das and Vikramkumar Pudi

LB_28: A Sensing Device For Highly Efficient Real-Time Road Condition Monitoring and Drive Assisstance System Qadeer Khan and Aarya Sumuk

44: Biochemical Blood sensing with Colorimetric Image Analysis with Biodegradable Flow Cell Sangeeta Palekar, Jayu Kalambe and Rajendra M. Patrikar

196: ECG artifacts suppression using the NLSRA-based cascaded fixed point interference canceller

MohammedMujahid UllaFaiz, Azzedine Zerguine and Izzet Kale

204: Energy Harvester Powered Fully Digital ECG Front End Acquisition with Integrated TDC Purvi Patel and Biswajit Mishra